-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathFPGA-Memory.sch
269 lines (269 loc) · 6.77 KB
/
FPGA-Memory.sch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 14 24
Title "Phoenix PVT"
Date "2020-07-19"
Rev "1"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 3300 3500 2 50 Input ~ 0
~FLASH_CS
Text HLabel 3300 3700 2 50 Input ~ 0
FLASH_DCLK
Text HLabel 3300 3900 2 50 BiDi ~ 0
FLASH_ASDO_DATA0
Text HLabel 3300 4100 2 50 BiDi ~ 0
FLASH_ASDI_DATA1
Text HLabel 3300 4300 2 50 BiDi ~ 0
FLASH_DATA2
Text HLabel 3300 4500 2 50 BiDi ~ 0
FLASH_DATA3
Wire Wire Line
3100 4300 3300 4300
Wire Wire Line
3300 4500 3100 4500
Wire Wire Line
3100 3700 3300 3700
Wire Wire Line
1600 3900 1600 3500
Connection ~ 1600 4500
Wire Wire Line
1600 4100 1600 4500
$Comp
L passive:C C?
U 1 1 5ED218FC
P 1600 4000
AR Path="/5E4B5786/5ED218FC" Ref="C?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5ED218FC" Ref="C123" Part="1"
F 0 "C123" H 1700 4050 50 0000 L CNN
F 1 "100n" H 1700 3950 50 0000 L CNN
F 2 "Capacitor-Chip:C_CHIP_1005_Hand_NoSilk" H 1700 3900 50 0001 C CNN
F 3 "" H 1625 4100 50 0001 C CNN
F 4 "GRM155R71H104ME14D" H 1600 4000 50 0001 C CNN "PartName"
1 1600 4000
1 0 0 -1
$EndComp
Wire Wire Line
1600 4500 1900 4500
$Comp
L supply-alias:GND #PWR?
U 1 1 5ED21903
P 1600 4500
AR Path="/5E4B5786/5ED21903" Ref="#PWR?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5ED21903" Ref="#PWR0271" Part="1"
F 0 "#PWR0271" H 1600 4250 50 0001 C CNN
F 1 "GND" H 1600 4350 50 0000 C CNN
F 2 "" H 1600 4500 50 0001 C CNN
F 3 "" H 1600 4500 50 0001 C CNN
1 1600 4500
1 0 0 -1
$EndComp
Wire Wire Line
1600 3500 1900 3500
$Comp
L memory:MX25Rxx35F U?
U 1 1 5ED2190A
P 2500 4000
AR Path="/5E4B5786/5ED2190A" Ref="U?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5ED2190A" Ref="U30" Part="1"
F 0 "U30" H 2500 4650 50 0000 C CNN
F 1 "GD25LQ16CTIGR" H 2500 3350 50 0000 C CNN
F 2 "IC-SOP:SOP8-W3.9" H 2500 4000 50 0001 C CNN
F 3 "" H 2500 4000 50 0001 C CNN
F 4 "GD25LQ16CTIGR" H 2500 4000 50 0001 C CNN "PartName"
1 2500 4000
1 0 0 -1
$EndComp
Wire Wire Line
3100 3900 3300 3900
$Comp
L supply-value:+1V8 #PWR?
U 1 1 5ED21915
P 1600 3500
AR Path="/5E4B5786/5ED21915" Ref="#PWR?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5ED21915" Ref="#PWR0270" Part="1"
F 0 "#PWR0270" H 1600 3350 50 0001 C CNN
F 1 "+1V8" H 1600 3640 50 0000 C CNN
F 2 "" H 1600 3500 50 0001 C CNN
F 3 "" H 1600 3500 50 0001 C CNN
1 1600 3500
1 0 0 -1
$EndComp
Connection ~ 1600 3500
Wire Wire Line
3100 4100 3300 4100
Wire Wire Line
3100 3500 3300 3500
Text HLabel 6800 3500 2 50 Input ~ 0
~PSRAM1_CS
Text HLabel 6800 3700 2 50 Input ~ 0
PSRAM1_SCLK
Text HLabel 6800 3900 2 50 BiDi ~ 0
PSRAM1_SIO0
Text HLabel 6800 4100 2 50 BiDi ~ 0
PSRAM1_SIO1
Text HLabel 6800 4300 2 50 BiDi ~ 0
PSRAM1_SIO2
Text HLabel 6800 4500 2 50 BiDi ~ 0
PSRAM1_SIO3
Text HLabel 10300 3500 2 50 Input ~ 0
~PSRAM2_CS
Text HLabel 10300 3700 2 50 Input ~ 0
PSRAM2_SCLK
Text HLabel 10300 3900 2 50 BiDi ~ 0
PSRAM2_SIO0
Text HLabel 10300 4100 2 50 BiDi ~ 0
PSRAM2_SIO1
Text HLabel 10300 4300 2 50 BiDi ~ 0
PSRAM2_SIO2
Text HLabel 10300 4500 2 50 BiDi ~ 0
PSRAM2_SIO3
$Comp
L memory:APSxx04x-x-SN U?
U 1 1 5EFD51B9
P 6000 4000
AR Path="/5E4B5786/5EFD51B9" Ref="U?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5EFD51B9" Ref="U31" Part="1"
F 0 "U31" H 6000 4650 50 0000 C CNN
F 1 "IPS6404L-SQ" H 6000 3350 50 0000 C CNN
F 2 "IC-SOP:SOP8-W3.9" H 6000 4000 50 0001 C CNN
F 3 "" H 6000 4000 50 0001 C CNN
F 4 "None" H 6000 4000 50 0001 C CNN "Supplier"
F 5 "IPS6404L-SQ" H 6000 4000 50 0001 C CNN "PartName"
1 6000 4000
1 0 0 -1
$EndComp
Wire Wire Line
5100 3900 5100 3500
Connection ~ 5100 4500
Wire Wire Line
5100 4100 5100 4500
$Comp
L passive:C C?
U 1 1 5EFD51C2
P 5100 4000
AR Path="/5E4B5786/5EFD51C2" Ref="C?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5EFD51C2" Ref="C124" Part="1"
F 0 "C124" H 5200 4050 50 0000 L CNN
F 1 "100n" H 5200 3950 50 0000 L CNN
F 2 "Capacitor-Chip:C_CHIP_1005_Hand_NoSilk" H 5200 3900 50 0001 C CNN
F 3 "" H 5125 4100 50 0001 C CNN
F 4 "GRM155R71H104ME14D" H 5100 4000 50 0001 C CNN "PartName"
1 5100 4000
1 0 0 -1
$EndComp
Wire Wire Line
5100 4500 5400 4500
$Comp
L supply-alias:GND #PWR?
U 1 1 5EFD51C9
P 5100 4500
AR Path="/5E4B5786/5EFD51C9" Ref="#PWR?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5EFD51C9" Ref="#PWR0272" Part="1"
F 0 "#PWR0272" H 5100 4250 50 0001 C CNN
F 1 "GND" H 5100 4350 50 0000 C CNN
F 2 "" H 5100 4500 50 0001 C CNN
F 3 "" H 5100 4500 50 0001 C CNN
1 5100 4500
1 0 0 -1
$EndComp
Wire Wire Line
5100 3500 5400 3500
Wire Wire Line
6600 3500 6800 3500
Wire Wire Line
6600 3700 6800 3700
Wire Wire Line
6600 3900 6800 3900
Wire Wire Line
6600 4100 6800 4100
Wire Wire Line
6600 4300 6800 4300
Wire Wire Line
6600 4500 6800 4500
Wire Wire Line
8600 3900 8600 3500
Connection ~ 8600 4500
Wire Wire Line
8600 4100 8600 4500
$Comp
L passive:C C?
U 1 1 5F09B55F
P 8600 4000
AR Path="/5E4B5786/5F09B55F" Ref="C?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5F09B55F" Ref="C125" Part="1"
F 0 "C125" H 8700 4050 50 0000 L CNN
F 1 "100n" H 8700 3950 50 0000 L CNN
F 2 "Capacitor-Chip:C_CHIP_1005_Hand_NoSilk" H 8700 3900 50 0001 C CNN
F 3 "" H 8625 4100 50 0001 C CNN
F 4 "GRM155R71H104ME14D" H 8600 4000 50 0001 C CNN "PartName"
1 8600 4000
1 0 0 -1
$EndComp
Wire Wire Line
8600 4500 8900 4500
$Comp
L supply-alias:GND #PWR?
U 1 1 5F09B566
P 8600 4500
AR Path="/5E4B5786/5F09B566" Ref="#PWR?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5F09B566" Ref="#PWR0273" Part="1"
F 0 "#PWR0273" H 8600 4250 50 0001 C CNN
F 1 "GND" H 8600 4350 50 0000 C CNN
F 2 "" H 8600 4500 50 0001 C CNN
F 3 "" H 8600 4500 50 0001 C CNN
1 8600 4500
1 0 0 -1
$EndComp
Wire Wire Line
8600 3500 8900 3500
Wire Wire Line
10100 3500 10300 3500
Wire Wire Line
10100 3700 10300 3700
Wire Wire Line
10100 3900 10300 3900
Wire Wire Line
10100 4100 10300 4100
Wire Wire Line
10100 4300 10300 4300
Wire Wire Line
10100 4500 10300 4500
Text Notes 5600 4900 0 50 ~ 0
PSRAMs are reserved for future use.
$Comp
L memory:APSxx04x-x-SN U?
U 1 1 5F09B556
P 9500 4000
AR Path="/5E4B5786/5F09B556" Ref="U?" Part="1"
AR Path="/5E4B5786/5ECCB01D/5F09B556" Ref="U32" Part="1"
F 0 "U32" H 9500 4650 50 0000 C CNN
F 1 "IPS6404L-SQ" H 9500 3350 50 0000 C CNN
F 2 "IC-SOP:SOP8-W3.9" H 9500 4000 50 0001 C CNN
F 3 "" H 9500 4000 50 0001 C CNN
F 4 "None" H 9500 4000 50 0001 C CNN "Supplier"
F 5 "IPS6404L-SQ" H 9500 4000 50 0001 C CNN "PartName"
1 9500 4000
1 0 0 -1
$EndComp
Connection ~ 8600 3500
Wire Wire Line
8600 3000 8600 3500
Wire Wire Line
5100 3000 8600 3000
Connection ~ 5100 3500
Wire Wire Line
5100 3500 5100 3000
Connection ~ 5100 3000
Wire Wire Line
4900 3000 5100 3000
Text HLabel 4900 3000 0 50 Input ~ 0
VCCIO
$EndSCHEMATC