This repository has been archived by the owner on Jul 3, 2024. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathqmtech_wukong-naxriscv.dts
155 lines (125 loc) · 4.23 KB
/
qmtech_wukong-naxriscv.dts
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
/dts-v1/;
/ {
#address-cells = <1>;
#size-cells = <1>;
chosen {
bootargs = "console=hvc0 earlycon=sbi root=/dev/mmcblk0p3 rw rootwait";
//bootargs = "console=liteuart earlycon=liteuart,0xf0001000 rootwait root=/dev/mmcblk0p3";
linux,initrd-start = <0x42000000>;
linux,initrd-end = <0x43000000>;
};
cpus {
#address-cells = <1>;
#size-cells = <0>;
timebase-frequency = <100000000>;
CPU0: cpu@0 {
device_type = "cpu";
compatible = "riscv";
riscv,isa = "rv64imafdc";
mmu-type = "riscv,sv39";
reg = <0>;
clock-frequency = <100000000>;
status = "okay";
L0: interrupt-controller {
#interrupt-cells = <0x00000001>;
interrupt-controller;
compatible = "riscv,cpu-intc";
};
};
};
memory@40000000 {
device_type = "memory";
reg = <0x40000000 0x10000000>;
};
reserved-memory {
#address-cells = <1>;
#size-cells = <1>;
ranges;
opensbi@40f00000 {
reg = <0x40f00000 0x80000>;
};
};
clocks {
sys_clk: litex_sys_clk {
#clock-cells = <0>;
compatible = "fixed-clock";
clock-frequency = <100000000>;
};
};
vreg_mmc: vreg_mmc {
compatible = "regulator-fixed";
regulator-name = "vreg_mmc";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
regulator-always-on;
};
soc {
#address-cells = <1>;
#size-cells = <1>;
compatible = "simple-bus";
interrupt-parent = <&intc0>;
ranges;
soc_ctrl0: soc_controller@f0000000 {
compatible = "litex,soc-controller";
reg = <0xf0000000 0xc>;
status = "okay";
};
intc0: interrupt-controller@f0c00000 {
compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
reg = <0xf0c00000 0x400000>;
#address-cells = <0>;
#interrupt-cells = <1>;
interrupt-controller;
interrupts-extended = <
&L0 11 &L0 9>;
riscv,ndev = <32>;
};
liteuart0: serial@f0001000 {
compatible = "litex,liteuart";
reg = <0xf0001000 0x100>;
//interrupts = <1>;
status = "okay";
};
mac0: mac@f0002000 {
compatible = "litex,liteeth";
reg = <0xf0002000 0x7c>,
<0xf0002800 0x0a>,
<0x80000000 0x2000>;
reg-names = "mac", "mdio", "buffer";
litex,rx-slots = <2>;
litex,tx-slots = <2>;
litex,slot-size = <2048>;
interrupts = <3>;
status = "okay";
};
mmc0: mmc@f0006000 {
compatible = "litex,mmc";
reg = <0xf0006000 0x100>,
<0xf0004800 0x100>,
<0xf0004000 0x100>,
<0xf0005800 0x100>,
<0xf0005000 0x100>;
reg-names = "phy", "core", "reader", "writer", "irq";
clocks = <&sys_clk>;
vmmc-supply = <&vreg_mmc>;
bus-width = <0x04>;
interrupts = <4>;
status = "okay";
};
leds: gpio@f0003800 {
compatible = "litex,gpio";
reg = <0xf0003800 0x4>;
gpio-controller;
#gpio-cells = <2>;
litex,direction = "out";
status = "disabled";
};
};
aliases {
serial0 = &liteuart0;
};
};
&leds {
litex,ngpio = <4>;
status = "okay";
};