forked from Zhu-Zhenhua/MNSIM_V1.1
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathTechnology.h
executable file
·86 lines (77 loc) · 4.12 KB
/
Technology.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
/*******************************************************************************
* Copyright (c) 2012-2013, The Microsystems Design Labratory (MDL)
* Department of Computer Science and Engineering, The Pennsylvania State University
* Exascale Computing Lab, Hewlett-Packard Company
* All rights reserved.
*
* This source code is part of NVSim - An area, timing and power model for both
* volatile (e.g., SRAM, DRAM) and non-volatile memory (e.g., PCRAM, STT-RAM, ReRAM,
* SLC NAND Flash). The source code is free and you can redistribute and/or modify it
* by providing that the following conditions are met:
*
* 1) Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2) Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Author list:
* Cong Xu ( Email: czx102 at psu dot edu
* Website: http://www.cse.psu.edu/~czx102/ )
* Xiangyu Dong ( Email: xydong at cse dot psu dot edu
* Website: http://www.cse.psu.edu/~xydong/ )
*******************************************************************************/
#ifndef TECHNOLOGY_H_
#define TECHNOLOGY_H_
#include <iostream>
#include "typedef.h"
using namespace std;
class Technology {
public:
Technology();
virtual ~Technology();
/* Functions */
void PrintProperty();
void Initialize(int _featureSizeInNano, DeviceRoadmap _deviceRoadmap);
void InterpolateWith(Technology rhs, double _alpha);
/* Properties */
bool initialized; /* Initialization flag */
int featureSizeInNano; /*Process feature size, Unit: nm */
double featureSize; /* Process feature size, Unit: m */
DeviceRoadmap deviceRoadmap; /* HP, LSTP, or LOP */
double vdd; /* Supply voltage, Unit: V */
double vth; /* Threshold voltage, Unit: V */
double vdsatNmos; /* Velocity saturation voltage, Unit: V */
double vdsatPmos; /* Velocity saturation voltage, Unit: V */
double phyGateLength; /* Physical gate length, Unit: m */
double capIdealGate; /* Ideal gate capacitance, Unit: F/m */
double capFringe; /* Fringe capacitance, Unit: F/m */
double capJunction; /* Junction bottom capacitance, Cj0, Unit: F/m^2 */
double capOverlap; /* Overlap capacitance, Cover in MASTAR, Unit: F/m */
double capSidewall; /* Junction sidewall capacitance, Cjsw, Unit: F/m */
double capDrainToChannel; /* Junction drain to channel capacitance, Cjswg, Unit: F/m */
double capOx; /* Cox_elec in MASTAR, Unit: F/m^2 */
double buildInPotential; /* Bottom junction built-in potential(PB in BSIM4 model), Unit: V */
double effectiveElectronMobility; /* ueff for NMOS in MASTAR, Unit: m^2/V/s */
double effectiveHoleMobility; /* ueff for PMOS in MASTAR, Unit: m^2/V/s */
double pnSizeRatio; /* PMOS to NMOS size ratio */
double effectiveResistanceMultiplier; /* Extra resistance due to vdsat */
double currentOnNmos[101]; /* NMOS saturation current, Unit: A/m */
double currentOnPmos[101]; /* PMOS saturation current, Unit: A/m */
double currentOffNmos[101]; /* NMOS off current (from 300K to 400K), Unit: A/m */
double currentOffPmos[101]; /* PMOS off current (from 300K to 400K), Unit: A/m */
double capPolywire; /* Poly wire capacitance, Unit: F/m */
};
#endif /* TECHNOLOGY_H_ */