Skip to content

Commit

Permalink
fix reg address
Browse files Browse the repository at this point in the history
  • Loading branch information
Yilong Geng committed May 7, 2015
1 parent 1d599cf commit 7345906
Showing 1 changed file with 9 additions and 8 deletions.
17 changes: 9 additions & 8 deletions contrib-projects/packet_reordering/hw/system.mhs
Original file line number Diff line number Diff line change
Expand Up @@ -144,6 +144,7 @@
PORT qdr_k_1 = nf10_pcap_replay_uengine_0_qdr_k_1, DIR = O
PORT qdr_masterbank_sel_1 = nf10_pcap_replay_uengine_0_qdr_masterbank_sel_1, DIR = I


BEGIN axi_interconnect
PARAMETER INSTANCE = axi_interconnect_0
PARAMETER HW_VER = 1.02.a
Expand Down Expand Up @@ -620,8 +621,8 @@ BEGIN nf10_delay
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
PARAMETER C_BASEADDR = 0x79c80000
PARAMETER C_HIGHADDR = 0x79c8ffff
PARAMETER C_BASEADDR = 0x79c60000
PARAMETER C_HIGHADDR = 0x79c6ffff
BUS_INTERFACE S_AXIS = nf10_pcap_replay_uengine_0_M_AXIS_0
BUS_INTERFACE M_AXIS = nf10_delay_0_M_AXIS
BUS_INTERFACE S_AXI = axi_interconnect_0
Expand All @@ -635,8 +636,8 @@ BEGIN nf10_delay
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
PARAMETER C_BASEADDR = 0x79c80000
PARAMETER C_HIGHADDR = 0x79c8ffff
PARAMETER C_BASEADDR = 0x79c40000
PARAMETER C_HIGHADDR = 0x79c4ffff
BUS_INTERFACE S_AXIS = nf10_pcap_replay_uengine_0_M_AXIS_1
BUS_INTERFACE M_AXIS = nf10_delay_1_M_AXIS
BUS_INTERFACE S_AXI = axi_interconnect_0
Expand All @@ -650,8 +651,8 @@ BEGIN nf10_delay
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
PARAMETER C_BASEADDR = 0x79c80000
PARAMETER C_HIGHADDR = 0x79c8ffff
PARAMETER C_BASEADDR = 0x79c20000
PARAMETER C_HIGHADDR = 0x79c2ffff
BUS_INTERFACE S_AXIS = nf10_pcap_replay_uengine_0_M_AXIS_2
BUS_INTERFACE M_AXIS = nf10_delay_2_M_AXIS
BUS_INTERFACE S_AXI = axi_interconnect_0
Expand All @@ -665,8 +666,8 @@ BEGIN nf10_delay
PARAMETER HW_VER = 1.00.a
PARAMETER C_M_AXIS_DATA_WIDTH = 256
PARAMETER C_S_AXIS_DATA_WIDTH = 256
PARAMETER C_BASEADDR = 0x79c80000
PARAMETER C_HIGHADDR = 0x79c8ffff
PARAMETER C_BASEADDR = 0x79c00000
PARAMETER C_HIGHADDR = 0x79c0ffff
BUS_INTERFACE S_AXIS = nf10_pcap_replay_uengine_0_M_AXIS_3
BUS_INTERFACE M_AXIS = nf10_delay_3_M_AXIS
BUS_INTERFACE S_AXI = axi_interconnect_0
Expand Down

0 comments on commit 7345906

Please sign in to comment.