Skip to content
Back to pull request #1215

DSLX DMA: Implement FIFO and CSR #2

Sign in to view logs

DSLX DMA: Implement FIFO and CSR

DSLX DMA: Implement FIFO and CSR #2

Annotations

1 error

Implementation (axi_csr_opt_ir_benchmark, verilog_axi_csr, axi_csr_benchmark_synth, axi_csr_place...

Implementation (axi_csr_opt_ir_benchmark, verilog_axi_csr, axi_csr_benchmark_synth, axi_csr_place...
failed Apr 4, 2024 in 1h 56m 43s