New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Merge SVN r463 #472

Merged

ligenxxxx merged 2 commits into hd-zero:main from ligenxxxx:merge-svn_v463

Jan 14, 2025

Member

ligenxxxx commented Jan 13, 2025 •

edited

Loading

HDZGOGGLE_VA.bin ver 200, Cancel the clock inversion function inside the FPGA.
Supports modifying the clock phase of the interface chip through the SD card.pclk_phase.cfg

ligenxxxx added 2 commits

January 13, 2025 14:32


          fpga v200


          fix IT66121_set_phase

fa25595

ligenxxxx merged commit 5384233 into hd-zero:main

1 check passed

Contributor

nerdCopter commented Jan 14, 2025

is this the "pink" fix or something else?
can you document the usage of pclk_phase.cfg?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet