[ipgen,topgen] Uniquify VLNVs and reorganize core hierarchies #4206
Triggered via pull request
January 9, 2025 15:44
Status
Success
Total duration
3h 21m 22s
Artifacts
31
ci.yml
on: pull_request
Lint (quick)
3m 6s
Earl Grey for CW310 Hyperdebug
/
Build bitstream
1h 8m
Lint (slow)
12m 9s
Build documentation
5m 21s
Airgapped build
8m 6s
Verible lint
1m 5s
Run OTBN smoke Test
2m 56s
Run OTBN crypto tests
23m 8s
Verilated English Breakfast
9m 29s
Verilated Earl Grey
1h 28m
CW305's Bitstream
22m 25s
Build Docker Containers
2m 34s
Build and test software
22m 17s
CW310 ROM_EXT Tests
/
FPGA test
8m 5s
CW310 SiVal Tests
/
FPGA test
25m 9s
CW310 SiVal ROM_EXT Tests
/
FPGA test
43m 42s
CW310 Manufacturing Tests
/
FPGA test
33m 43s
CW340 Test ROM Tests
/
FPGA test
4m 9s
CW340 ROM Tests
/
FPGA test
49s
CW340 ROM_EXT Tests
/
FPGA test
7m 16s
CW340 SiVal Tests
/
FPGA test
17m 24s
CW340 SiVal ROM_EXT Tests
/
FPGA test
3m 53s
CW340 Manufacturing Tests
/
FPGA test
46m 3s
CW310 Test ROM Tests
/
FPGA test
3m 55s
CW310 ROM Tests
/
FPGA test
44m 46s
Cache bitstreams to GCP
0s
Verify FPGA jobs
24s
Annotations
8 errors
Lint (slow)
Countermeasure check failed.
|
Lint (slow)
Process completed with exit code 1.
|
Lint (slow)
Some target names have banned characters.
|
Lint (slow)
Process completed with exit code 1.
|
Lint (slow)
Process completed with exit code 1.
|
Lint (slow)
Countermeasure check failed.
|
Lint (slow)
Process completed with exit code 1.
|
Build and test software
Process completed with exit code 1.
|
Artifacts
Produced during runtime
Name | Size | |
---|---|---|
chip_englishbreakfast_cw305
|
1.39 MB |
|
execute_manuf_fpga_tests_cw310-targets
|
623 Bytes |
|
execute_manuf_fpga_tests_cw310-test-results
|
59.1 KB |
|
execute_manuf_fpga_tests_cw340-targets
|
594 Bytes |
|
execute_manuf_fpga_tests_cw340-test-results
|
56.1 KB |
|
execute_rom_ext_fpga_tests_cw310-targets
|
519 Bytes |
|
execute_rom_ext_fpga_tests_cw310-test-results
|
12.9 KB |
|
execute_rom_ext_fpga_tests_cw340-targets
|
437 Bytes |
|
execute_rom_ext_fpga_tests_cw340-test-results
|
7.37 KB |
|
execute_rom_fpga_tests_cw310-targets
|
1.76 KB |
|
execute_rom_fpga_tests_cw310-test-results
|
47.3 KB |
|
execute_rom_fpga_tests_cw340-targets
|
162 Bytes |
|
execute_rom_fpga_tests_cw340-test-results
|
201 Bytes |
|
execute_sival_fpga_tests_cw310-targets
|
784 Bytes |
|
execute_sival_fpga_tests_cw310-test-results
|
36.3 KB |
|
execute_sival_fpga_tests_cw340-targets
|
502 Bytes |
|
execute_sival_fpga_tests_cw340-test-results
|
39.9 KB |
|
execute_sival_rom_ext_fpga_tests_cw310-targets
|
2.25 KB |
|
execute_sival_rom_ext_fpga_tests_cw310-test-results
|
186 KB |
|
execute_sival_rom_ext_fpga_tests_cw340-targets
|
435 Bytes |
|
execute_sival_rom_ext_fpga_tests_cw340-test-results
|
17.5 KB |
|
execute_test_rom_fpga_tests_cw310-targets
|
326 Bytes |
|
execute_test_rom_fpga_tests_cw310-test-results
|
3.25 KB |
|
execute_test_rom_fpga_tests_cw340-targets
|
258 Bytes |
|
execute_test_rom_fpga_tests_cw340-test-results
|
45.4 KB |
|
partial-build-bin-chip_earlgrey_cw310
|
6.04 MB |
|
partial-build-bin-chip_earlgrey_cw310_hyperdebug
|
6.02 MB |
|
partial-build-bin-chip_earlgrey_cw340
|
9.9 MB |
|
sw_build_test-test-results
|
76.2 KB |
|
verilated_englishbreakfast
|
6.99 MB |
|
verilator_earlgrey-test-results
|
8.83 KB |
|