Skip to content

Commit

Permalink
Remove unused code
Browse files Browse the repository at this point in the history
  • Loading branch information
jbruestle committed Dec 27, 2024
1 parent 3ba0936 commit 01e6537
Showing 1 changed file with 0 additions and 11 deletions.
11 changes: 0 additions & 11 deletions zirgen/circuit/rv32im/v2/dsl/inst_div.zir
Original file line number Diff line number Diff line change
Expand Up @@ -43,17 +43,6 @@ component DivideReturn(quot: ValU32, rem: ValU32) {

extern Divide(numer: ValU32, denom: ValU32, sign_type: Val) : DivideReturn;

/*
component PairU32(a: ValU32, b: ValU32) {
aLow := NondetReg(a.low);
aHigh := NondetReg(a.high);
bLow := NondetReg(b.low);
bHigh := NondetReg(b.high);
public a := ValU32(aLow, aHigh);
public b := ValU32(bLow, bHigh);
}
*/

component DoDiv(numer: ValU32, denom: ValU32, signed: Val, ones_comp: Val) {
// Guess the answer
guess := Divide(numer, denom, signed + 2 * ones_comp);
Expand Down

0 comments on commit 01e6537

Please sign in to comment.