Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

uart: bit, data and packet boundaries refinement #18

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

sespivak
Copy link

@sespivak sespivak commented Jul 31, 2022

This fixes uart test cases according to PR: sigrokproject/libsigrokdecode#91

@sespivak sespivak changed the title uart: bit, data and packet margins refinement uart: bit, data and packet boundaries refinement Aug 1, 2022
@sespivak sespivak force-pushed the uart_fast branch 3 times, most recently from 0df8060 to a782587 Compare August 2, 2022 10:55
@sespivak sespivak marked this pull request as ready for review August 2, 2022 17:41
put expected and actual signal value on parity error
interrupt frame receive on stopbit error
put data packets to python output
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant