Skip to content

Gateware (HDL IPs) for EOS S3 MCU+eFPGA SoC

Notifications You must be signed in to change notification settings

whatnick/s3-gateware

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

s3-gateware

s3 gatweware (FPGA) designs

About

Gateware (HDL IPs) for EOS S3 MCU+eFPGA SoC

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 96.0%
  • C 2.4%
  • SystemVerilog 1.3%
  • Stata 0.1%
  • VHDL 0.1%
  • HTML 0.1%