Skip to content

Commit

Permalink
REVIEW FIX
Browse files Browse the repository at this point in the history
  • Loading branch information
rudy-6-4 committed Sep 10, 2024
1 parent 705b5fe commit c8db094
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 0 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,7 @@
INTERNAL extension to synthesize a fhe compatible function from verilog code.
"""

from __future__ import annotations
from collections import Counter
from typing import Optional

Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,7 @@
Convert the simple Tlu Dag to a concrete-python Tracer function.
"""

from __future__ import annotations
from collections import Counter
from dataclasses import dataclass
from typing import Iterable, cast
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,7 @@
Rewrite yosys json output as a simple Tlu Dag.
"""

from __future__ import annotations
import json
import os
import shutil
Expand Down

0 comments on commit c8db094

Please sign in to comment.